skill-tree:k:1:2:b
Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
skill-tree:k:1:2:b [2020/06/24 17:53] – [Outcomes] kai_h | skill-tree:k:1:2:b [2025/04/16 18:30] (current) – external edit 127.0.0.1 | ||
---|---|---|---|
Line 1: | Line 1: | ||
- | # K1.2-B Hardware Architectures | + | # K1.2 Hardware Architectures |
- | # Background | + | |
HPC computer architectures are parallel computer architectures. A parallel computer is built out of | HPC computer architectures are parallel computer architectures. A parallel computer is built out of | ||
- | | + | |
- | * main memory, | + | * Main memory. |
- | * and a high speed network. | + | * A high-speed network. |
- | # Aim | + | ## Learning Outcomes |
- | * To provide knowledge about parallel computer architectures, | + | |
- | # Outcomes | + | * Differentiate different |
- | | + | * Demonstrate networking |
- | * vector systems, and FPGAs | + | |
- | * the NUMA architecture used for symmetric multiprocessing systems where the memory access time depends on the memory location relative to the processor | + | |
- | * network demands for HPC systems (e.g. high bandwidth and low latency) | + | |
- | * typical network architectures used for HPC systems, like fast Ethernet (1 or 10 Gbit) or InfiniBand | + | |
- | * Comprehend that in traditional **CPUs** - although | + | |
- | * Comprehend that **GPUs** (Graphical Processing Units) or **GPGPUs** (General Purpose Graphical Processing Units) were originally used for image processing | + | |
- | * Comprehend that **FPGAs** (Field-Programmable Gate Arrays) are devices that have configurable hardware and configurations are specified by hardware description languages | + | |
- | * Comprehend that **FPGAs** are interesting if one uses them to implement hardware features that are not available in CPUs or GPUs (e.g. low precision arithmetic that needs only a few bits) | + | |
- | * Comprehend that **Vector units** are successors of vector computers (i.e. the first generation of supercomputers) anf that they are supposed to provide higher memory bandwidth than CPUs | + | |
- | * Comprehend that at an abstract level the high speed network connects compute units and main memory which leads to three main parallel computer architectures | + | |
- | * **Shared Memory** where all compute units can directly access the whole main memory | + | |
- | * **Distributed memory** where individual computers are connected | + | |
- | * **NUMA** (Non-Uniform Memory Access) combines properties from shared | + | |
- | * Comprehend that in general, the effort for programming parallel applications for distributed systems is higher than for shared memory systems | + | |
- | # Subskills | + | ## Subskills |
+ | |||
+ | * [[skill-tree: | ||
+ | * [[skill-tree: | ||
skill-tree/k/1/2/b.1593014032.txt.gz · Last modified: 2020/06/24 17:53 by kai_h